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ABSTRACT 
This paper investigates the control of a HVDC link, fed from 
an AC source through a controlled rectifier and feeding an AC 
line through a controlled inverter. The overall objective is to 
maintain maximum possible link voltage at the inverter while 
regulating the link current. In this paper the practical feedback 
design issues are investigated with a view of obtaining simple, 
robust designs that are easy to evaluate for safety and 
operability. The investigations are applicable to back-to-back 
links used for frequency decoupling and to long DC lines. The 
design issues discussed include: 
i) A review of overall system dynamics to establish the time 
scale of different feedback loops and to highlight feedback 
design issues. 
ii) The concept of using the inverter firing angle control to 
regulate link current when the rectifier firing angle 
controller saturates. 
iii) The design issues for the individual controllers including 
robust design for varying line conditions and the trade-off 
between controller complexity and the reduction of non- 
linearity and disturbance effects. 
1. INTRODUCTION 
HVDC links offer many technical and economic advantages 
over conventional AC systems. Significant advances in the 
current and voltage ratings, improved reliability and reduction 
in real price of thyristors leads to the feasible use of HVDC 
in a number of applications. 
transformers and most current breaking switch-gear can be 
eliminated. 
A design procedure is set-out in this paper to enable the design 
of a robust current controller for an HVDC system. An unit 
connected HVDC scheme (utilizing a specific generator case) 
is used as an example for the design. The feedback control 
considerations are not exclusively applicable to unit connected 
schemes but to general IWDC schemes. This investigation is 
divided into several sections within this paper viz: Section 2 
discusses the concept of unit connected HVDC schemes with 
reference to conventional HVDC schemes. Section 3 discusses 
the conventional current controllers along with a proposed 
outer control loop. The outer control loop utilizes the firing 
angle to control the voltage set point of the AVR to limit the 
reactive power requirem.ents on the generator. In Section 4 the 
DC line characteristics are derived via standard DC voltage 
equations. The time scales of the generator field excitation 
control, link voltage arid link current control loops are also 
discussed. Section 5 discusses the current controller 
specifications in terms of tracking, regulation and operability 
issues. Protection is seen as a separate task but the dynamic 
behaviour of the DC link under transient and during post fault 
conditions is addressed. In section 6 the controller is designed 
in accordance with the specifications. In Section 7 the derived 
controller's performance is simulated using the Electro- 
Magnetic Transients Program (EMTP) and the results are 
presented for different load, source and line conditions. 
2. HVDC 
DC links A conventional 12 pulse HVDC installation is illustrated in 
Fig.1 where the generators and filters are connected to a 
common AC bus. The common AC bus constrains all of the 
generators to run at the same speed i.e. in synchronism. 
There is a number of reasons for using DC in long 
transmission links. Increased power handling capability per 
unit cross section area of installed conductor is possible by the 
increase in the (rms) voltage, reduction in skin effect losses 
and use of a single conductor with ground return. Sub- 
synchronous resonance problems in long AC lines do not exist 
in DC lines and the need for compensating such lines is 
eliminated. Maintaining synchronism over a whole grid 
system is not necessary. 
A back-to-back rectifier-inverter set allows for the decoupling 
of generators and loads from the AC grid. The possibility for 
asynchronous operation has clear advantages in improving 
efficiency (by reduction of head loss in the mechanical 
system) and operating flexibility (such as the use of inertial 
energy to absorb power transients) of hydro-power (and 
pumped storage) systems. When connected as a unit 
connected scheme with close control coordination, a number 
of power components such as on-load tap changing In the Unit Connem'on scheme shown in Fig 2 each generator 
Fig. 1: Conventional H W C  
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is connected directly to a separate converter creating an 
individual module or unit. Electrical connection between the 
units is achieved on the DC side. This enables the generators 
to run out of synchronism with each other and allows one 
transformation step, AC filters, and most of the AC 
switchgear and bus bars at the rectifier station to be eliminated 
[l]. The reduction in AC equipment leads to sigruficantly 
reduced capital costs as well as reduced operating costs due to 
smaller station losses [l]. The avoidance of low order 
harmonic resonances, due to the absence of AC filters results 
in a significant improvement in reliability. 
A disadvantage of such a Unit connection is that the converter 
created current harmonics are injected directly into the 




Fig.2: Unit connected scheme 
The investigation of the unit connected scheme is undertaken 
using EMTP to model the system shown as Fig.3. A single 
synchronous generator is connected to two transformers 
(connected in a star-star and a star-delta configuration). These 
transformers are connected directly to a six pulse converter, 
each of which is connected in series on the DC side, thus 
creating a twelve pulse converter. The DC link is simulated as 
a resistor and an inductor connected in series. The inverter 
consists of two six pulse converters in series, connected to 
similar star-star and star-delta transformers. These 
transformers are connected to an infinite bus modelled as 
voltage sources via a finite impedance representing the AC 
transmission line. The magnitudes of the different components 






Fig.3: EMTP simulation model 
3. HVDC CONTROL PRINCIPLES 
The converter controller determines the firing angle necessary 
for the bridges to control the DC current to track the set point , 
and to regulate out disturbances on the AC or DC system. 
The conventional HVDC current controller [2] consists of a PI 
or PID controller for each converter (rectifier and inverter). 
The feedback signal is usually the DC current which is 
compared to a reference (command) signal, common to both 
controllers. The reference current is obtained from a master 
power controller or the grid management system. 
Such a conventional HVDC controller is usually based on the 
current margin control which includes two modes of 
operation, the normal and the reduced. The current margin 
contains a certain hysteresis current band between the rectifier 
and inverter current controller operating points. This prevents 
the two controllers from both attempting to control the DC 
current at the same time. 
In the normal mode of operation the inverter controller is 
saturated and the inverter imposes the highest possible back 
voltage onto the DC line to maximise the transmission 
efficiency. In this mode of operation the rectifier controller 
controls the DC current. In the case of a rectifier voltage drop 
or if the DC current demand is excessive, the rectifier 
controller permanently saturates and the reduced mode of 
operation is used. The inverter controller exits saturation and 
controls the DC current, at a value of the desired current less 
the current margin value. 
The controller topology proposed in this paper still utilises a 
current controller at each DC terminal (rectifier and inverter), 
and the control objective is still to maintain the highest DC 
link voltage, to minimize DC losses, while tracking the 
current [l]. To do this, the inverter firing angle is kept at a 
maximum and rectifier firing angle is controlled. If the 
rectifier controller saturates, control is passed to the inverter 
firing angle controller. The controller reduces the DC voltage 
to obtain the desired DC current. 
In addition an outer control loop can be used to vary the AC 
voltage reference for the AVR. The purpose of this loop is to 
control the rectifier terminal voltage to keep the firing angle 
in a reasonable range (approximately 10" to 30"), and to 
reduce the reactive power requirements of the generator by 
ensuring near unity power factor. In a system with no overlap 
the power factor is equal to the firing angle [2], however with 
overlap the power factor is lower than the f i g  angle. A 
firing angle margin is required to ensure that the current 
controller does not saturate, due to insufficient system 
resources, if an increase in DC current is required. The 
control of the reactive power requirements in a normal HVDC 
scheme is achieved by controlling the rectifier terminal 
voltage by tap-changing transformers. 
A system consisting of such a new controller is shown in 
Fig.4. The solid lines represent the normal controlling action 
of the AVR with the feedback path closed around the terminal 
rms voltage (Vt(rms)). The proposed closed loop control is 
shown by the dotted line to be closed around the controller 
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firing angle (a) which controls the magnitude of the voltage 
reference set point (Vt(ref)) as shown. The plant (P) 
represents the DC line and the feedback filter(H) closes the 
current loop to the prefilter (F) current set point, the 
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Fig. 4: Proposed DC current controller topology 
4. DERIVATION OF SYSTEM EQUATIONS 
This section summarizes the basic and derived equations used 
to describe the plant characteristics. These equations are 
based on the assumption that the ratio of the DC inductance 
Ld, to the total AC inductance Lc is large enough to ensure 
that the DC current is ripple free. If the DC and therefore 
AC (in between commutations) currents are constant, the 
only reactive voltage drops occur during commutation. 
The DC equations are based on signal averages over one 
sampling time period (or an integral number of sampling 
periods). This time period is dependent on the pulse number 
of the converter. The averaging equation is: 
1 1  
T J ] - T  
v = - v,ec(r) d r  
where V,(tj = The sampled variable 
V = The averaged signal 
T = The sampling period. 
The converter in question is a twelve pulse rectifier, thus a 
single sampling time period is 1.67 ms, at a supply frequency 
of 50 Hz. This is negligible with respect to the time constant 
of the DC load (UR= 100s) and enables of the system to be 
analysed as a continuous system with respect to the DC load. 
The averaging operator in eq. 1 is linear and may be applied 
to any continuous time differential [3]. Applying averaging 
to a derivative results in a backward difference or "macro- 
derivative" : 
for x sufficiently smooth with respect to T. 
This result is applicable to eq.6 below as the average voltage 
is a function of derivative of the DC current derivative which 
can be reasonably approximated by the macro derivative. 
V- 
The standard rectifier €:quation [4] is used to obtain the DC 
voltage of a single six pulse rectifier. 
where V,, = Rectifier DC voltage 
V,  
X,  = Commutating reactance 
Idc = DCcurrent 
arcc = Rectifier firing angle 
= "TLme varying" nns terminal voltage 
The standard equation applies to all HVDC applications but 
the unit connected scheme is exceptional because of the lack 
of AC filters. As a result, the sinusoidal voltage source 
(commutating voltage) should be taken as the machine's 
(internal) EMF. A rnns model of the generator may be 
regarded as an ideal source behind the subtransient reactance 
X ' d  for fast (a few cycles) behaviour. The firing angle a, 
is measured at the generator terminals and thus an extra angle 
c1 gcn needs to be included to compensate for the phase 
displacement between the terminal voltage and the internal 
EMF. 
The commutation reactance of the generator is not merely X', 
as the generator is obviously unbalanced during commutation. 
The negative sequence reactance needs to be considered and 
the total commutating reactance presented by the generator 
is X ' d + X, [ 5 ] .  [n the case of a generator with no 
subtransient saliency X ' , = X therefore the total 
commutating reactance presented by the generator is 2X * 
[ 5 ] .  This is obtained from an rms model of the generator 
under a line to line short circuit. A more detailed study 
indicates that the reactance is obviously rotor angle dependent 
due to the commutation. being brief line-to-line short circuits, 
rendering rms models inaccurate. 
The DC rectifier voltage is doubled due to the two 6-pulse 
converters being placeld in series on the DC side. 
fi 3 
vrec=2(3 TEE" @Ikcrsr) C O s ( a r e c + a ~ e n )  - ,xczdc) (4) 
where arc = Rectifier firing angle 
agm = Internal phase displacement between the 
terminal voltage and generator EMF 
The generator EMF is (adjusted by the action of the automatic 
voltage regulator (AVR.) which has a large time constant with 
respect to the DC current transients. The AVR controls the 
generator EMF and thus dictates the rectifier terminal voltage 
after a load change. The AVR therefore determines the low 
frequency response anid the DC line impedance determines 
the high frequency response of the open loop system. -- 
The DC inverter voltage equation is similar to eq. 4. The 
inverter stack is physically reversed with respect to the 
rectifier configuration iG can be seen in Fig.3. Under normal 
conditions the large firing angle (a, ) results in the cos(a,,,,) 
term being negative so that the inverter imposes a positive 
._ -~ 
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back voltage onto the DC line. regarding these variables as fixed but uncertain, thereby 
considerably simplifying the design. 
The firing angle ainv is measured on the infinite bus side of 
the transformers. For analysis purposes the infinite bus 
voltage is of interest due to it being constant (barring fault 
conditions). An extra angle aline therefore needs to be 
included in the equation to account for the voltage and 
current phase displacement along the transmission line. 
where V,,, = inverter DC voltage (back voltage 
impressed on the DC line) 
VWbw = infinite bus voltage 
q,,, = inverterfiring angle 
a;, = phase displacemenl beiween the transformer 
terminal voltage and infinite bus voltage 
X,, = AC reactance between the inverter and the 
infinite bus referred to the converter side of 
the transformer = X,,,, + X,, 
I 1 1 1 - W  
The DC current flowing in the DC lmk/line is determined by 
the difference between the rectifier and the inverter voltage 
being applied to the DC load: 
v r e c  - 
didC Vi"" = idC Rdc + L -
d t  
where Rdc = DC link resistance 
L = DC link inductance 
Equations 4 to 6 may now be combined to obtain a complete 
description of the DC link. 
or: 
The inverter firing angle (aim) remains constant under steady 
state conditions due to the maxi" power transfer 
requirements. The term alin is current dependent but across 
the transmission line the voltagecurrent phase variation is 
small. arm and age" can be regarded as uncertainties but with 
small variations. The inverter contribution to the DC current 
flow can therefore be considered as fairly constant under 
steady state conditions. The integrator in the current 
controller compensates for only voltage offsets in steady 
state. 
E gmft), X,ft), R ,  ft), X,, ft) and Lft) are a.w"i to vary 
slowly with respect to the DC current dynamics. This 
assumption means that linear theory may be applied by 
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The terms a gen and a can be regarded as uncertain offsets 
that will be compensated for by the integrator, the magnitude 
of offsets are small compared to the a and a ,lty terms. In 
eq.8 cos(a ,+a g,,) and cos(a ,,+a can be replaced with 
cos(a ,) and cos(a inv) respectively and may be regarded as 
control signals and replaced with U ,(t) and uz(t) respectively. 
The "transfer function" in the s-plane is thus: 
The potential difference across the DC line determines the 
DC current. The gain of the system is determined by the 
generator terminal voltage over the equivalent DC resistance 
and the system time constant is determined (from eq.9) by 
the equivalent DC resistance (rectifier commutating 
reactance, DC resistance and inverter AC reactance) and the 
DC link inductance. 
. .  
Due to the nature of the HVDC system, its parameters are 
not fixed but vary as shown in table 1. The generator 
reactance is given as 2X',, yet in reality varies around this 
mean value depending on rotor position. For the purpose of 
thls investigation the variation of this value is assumed to be 
insignificant with respect to the inverter AC line reactance 
variation. The AC line reactance varies by approximately 1 
p.u. due to line switchmg etc. The internal EMF of the 
generator varies due to the action of the AVR. The infinite 
bus voltage is constant barring fault conditions and the link 
inductance is constant. The system transformers have a 
constant leakage reactance of 0.13 p.u. which is equivalent 
to a DC resistance of 0.11 0. The controller must yield 
satisfactory performance despite these variations. 
Table. 1. Parameter Variation 
Req Req E Ldc V, 
&en) (hv) (ms) 
The values given in ohms are DC equivalent resistances of 
the AC reactance. The AC reactance values are given as per 
unit values. 
The controlling action can be divided into the differences in 
speeds of response, because of there is time scale separation 
in the controller design, simplifying the design into single 
loop problems. The fastest controller is the DC current 
controller with a time constant of tens of milliseconds, the 
AVR controller on the generator has a time constant in the 
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DC Time 
Constant 
5 to 20 ms 
5. CURRENT CONTROLLER SPECIFICATIONS 
DC Current AVR Outer 
Controller LOOP 
tens of ms seconds minutes 
Before attempting the design of the current controller, the 
controller objectives must be clear. If a system obeys a fixed 
model exactly, then open loop control is possible. The 
benefits of open loop control are the absence of stability 
problems, and the measurement of the DC current and the 
communication between the rectifier and inverter controllers 
of the DC line are unnecessary. 
Feedback control is mandatory in this problem for the 
following reasons. 
a) The generator EMF is uncertain depending on the speed, 
field current, etc. 
b) The mathematical model is approximate for example 
because non-linear time varying effects in the generator 
are ignored. 
c) The AC reactance changes and is uncertain due to 
i) Rotor position and field current dependencies in the 
generator. 
ii) Uncertain line geometry and line sag due to heating 
etc. 
iii) Line switching changing the line reactance. 
d) Though not too important, the AC and DC resistance 
depends on temperature and condition of the line 
(corrosion, pollution, etc). 
The current controller specifications are typically, in a 
normal feedback design, considered under the following 
headings: 
Tracking 
The reference current supplied from the grid management 
system needs to be tracked accurately, to meet specific power 
requirements or demands. The possibility of using the DC 
line to damp power swings requires that the reference 
tracking needs to be quite fast compared to the AC system 
power swings which occur at frequencies below 5 Hz. A 
control objective would be to decouple the power system 
stabilizer, present in power networks, from the current 
controller as much as possible. This is achieved by a large 
current controller bandwidth (>30 rads) such that the 
stabilizer commands are accurately implemented in the 
network. Tracking bandwidth can be achieved without 
feedback, but as there will be tolerances on performance, 
feedback is necessary to reduce the effects of uncertainty. A 
pre-filter can be used to condition the reference current input 
0-7803-3019-6/96/$3.00 1996 IEEE. 860 
and can enhance tracking performance. - 
The current controller is required to regulate out effects of 
disturbances of the DC current. Typical disturbance scenarios 
include: 
a) Post fault recovery, in which the pre-filter (filtering of 
the reference signal) plays no part in modifying the 
system response. 
b) Abrupt change in1 the system configuration such as 
opening breakers on one of two parallel AC transmission 
lines. This gives a new but fixed "plant" for which the 
feedback design is valid but the initial. conditions are 
incorrect. 
Feedback is required to regulate out the effect of these 
equivalent disturbances. 
The regulation specifications are stringent as shown later. 
These specifications result in the over design of the controller 
for the tracking requirements (specified by the power system 
damping requirements). Thus the tracking requirements are 
not designed for explicitly. 
Q p W s w  
Additional controller functionality can be specified. For 
example the manner in which the controller should recover 
from saturation to prevent undesirable wind-up behaviour, 
co-ordination between rectifier, inverter and generator, and 
any over-riding instructions such as shut-down and protection 
requirements. 
In this design the follciwing observations can be made: 
As the dynamics of the DC current depend only on the 
effective total voltage across the link, only a single 
controller is required. Under normal operation, 
maximum line voltage is required and this constrains the 
inverter to the maximum possible firing angle (subject to 
the extinction angle constrains). The inverter has less 
gain (as E,>V.. in the normal mode). This can be 
compensated for by scheduling or adjusting the controller 
gains or by over-designing the feedback controller. 
When the mininium firing angle at the rectifier is 
reached and the desired current is not achieved, the 
inverter fuing angle may be decreased, which in turn 
decreases the inverter back voltage. This action reduces 
the DC power flow due to the reduction of the link 
voltage, yet the controller objectives are be satisfied as 
the DC current iei being continuously controlled. Some 
hysteresis between the rectifier and inverter control may 
be inserted to avoid jitter and simultaneous operation of 
both controllers. 
Hard saturation limits exist on the controller of 8" < a 
< 150" and the controller is not be allowed to wind up. 
Some anti reset wind up algorithms desaturate the 
integrator until the controller output reaches the 
saturation limit. Another approach is to stop the 
integrator when the limit is reached but not to desaturate. 
The performance of these schemes depends on the length 
of the time that the controller is in saturation and how 
quickly the system error changes with respect to the 
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response of the integrator [6] .  Selection of an appropriate 
algorithm is beyond the scope of this paper. 
d) As the physical system is more complex than the model, 
the design method must give insight into the feedback 
tradeoff to allow well informed fine tuning using 
accurate simulations or real data. 
Failure modes and safety shut down logic needs to be 
incorporated into the scheme but these are seen as over 
riding protection actions and are thus not controller 
objectives. 
e )  
6. CONTROLLER DESIGN 
Based on desired time domain performance, the frequency 
domain specifications for the design of the current controller 
(block G in Fig.4) can be derived. As neither the time 
specification, nor the translation to the frequency domain is 
exact and because the design is based on an approximate 
model, it is important that the design approach give 
transparency rather than some type of black box optimisation. 
Quantitative Feedback lbeory (QFT) 271 is utilized as the 
design approach to the current controller as the plant 
uncertamties can be taken into account therefore designing a 
robust controller. Commercial QFT CAD packages are 
available, for example [XI. 
For the regulation and fault recovery response the following 
requirements are specified based on engineering 
considerations of the system: 
To limit the maximum overshoot to a step current 
reference or error to: 
FGP I 2 0.1 dB ''I ' 1  + GPH 
(refer to Fig.4 for annotation) the corresponding damping 
factor is 0.652 5 s 5 1 resulting in a time domain 
specification of 6.7% maximum overshoot for a second 
order dominant response. 
A system response time, to 95%, of better than 40 ms, 
with the above damping factors, requires that the closed 
loop magnitude ( I FGP/( 1 + GPH) I ) must be greater than 
-3 dB for frequencies less than and equal to 75 rad/s (68 
rad/s=natural frequency for a second order system with 
q=O.65). This specification constrains the lower limit on 
the response time. 
The closed loop magnitude ( I L/( 1 + L) I ) must roll off at 
least at -20 dJ3 per decade at the comer frequency of 220 
rad/s. This places an upper limitation on the high 
frequency response of the system and limits the input to 
the plant (P) in Fig.4 to be practical. 
The closed loop magnitude ( I L/( 1 + L) I ) must be within 
f 0.01 dB for frequencies of less than 10 rad/s. This 
specifies that the steady state or low frequency accuracy 
of the system to be 0.1%. This specification is not 
designed for explicitly. 
The specifications require the design to lie within the shaded 
region illustrated on the Bode plot of Fig.5. 
From the above specifications, general boundaries at discrete 
frequencies can be drawn on the Nichols chart. These 
boundaries must be satisfied for all plant values (as shown in 
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Fig.5: Bode plot of the specifications 
table 1) at each design frequency. With reference to table 1 
it can be seen that the systedplant parameter variations are 
accounted for as follows: The generator EMF is 6-7 kV; the 
DC inductance is a constant 10 mH and the equivalent DC 
resistance is 0.5-1.58 a. At a specific frequency the closed 
loop plant, for all the parameter combinations can be drawn 
on the Nichols chart, resulting in a plant template. A plant 
template for U, = 75 rad/s is shown as an insert in Fig.6. 
Now that the plant templates has been drawn, a single plant 
condition, called the 'nominal' plant (P,), can be chosen from 
the template. The nominal plant can be used to define the 
'nominal' boundaries at the design frequency such that if the 
'nominal' loop obeys these 'nominal boundaries' then all 
members of the plant set will satisfy the general boundaries. 
The nominal plant is arbitrarily chosen as: 
30000 
0.01s + 1.0 
Egcn = 6.4 kV 
R, = I 0 
P o  = 
which corresponds to: 
, L = 1OmH. 
Note that the selection of the 'nominal' does not affect the 
design outcome. It does not have to be a typical or a good 
plant condition. The Nichols chart with the 'nominal' 
boundaries appears in Fig.6. From these boundaries the 
controller design can be performed by hand or by using CAD 
tools [8] to determine the gain and phase requirements o f  the 
controller. 
The switching effects of the 12 pulse converter can be 
approximated by a right hand plane zero (l-sT/2). As the 
sampling time is T= 1/600, the zero is at s= 1200 rads. This 
maximum phase behaviour restricts achievable feedback 
benefits [9], [lo]. 
A feedback filter is designed to reduce the effects of 
measurement noise. The filter phase is constrained by the 
maximum phase available without jeopardising any of the 
design specifications. 












-200 -1 50 -1 00 -50 
Open-Loop Phase (deg) 
I 
Fig. 6: Nichols chart showing nominal boundaries and plant the plant template (at 75 rad/s) as an insert 
The design illustrated in Fig.6 has: 
4E-3(~145+1) = 1 G =  
S (s11400)2+2 *0.45s11400 +1 
1 ; F =  
(s1220)2+2 *0.7s1220+1 
The ‘nominal boundary’ conditions in Fig.6 are satisfied at 
the specified frequencies. The prefilter, F, is used to reduce 
the L/( 1 +L) bandwidth as the non-minimum phase effect of 
the sampling limits the design roll-off above the gain cross- 
over. 
7. SIMULATION RESULTS 
The system response following a step change in the current 
set point command signal is simulated using EMTP and the 
controller designed above. A second order feedback filter 
with a low damping factor of 0.45 is utilized. No undesired 
effects occur such as oscillations at the resonant frequency of 
the filter, regardless of the low damping factor. 
The closed loop system becomes third order in behaviour 
with the second order filter implementation, but the 
specifications have been based on a second order response 
thus the results are not exactly as specified due to the third 
order characteristics. The percentage overshoot varies 
between 1 % and 2% and the rise time is between 20 ms and 
21.5 ms. 







0 0.05 0.1 0.15 0.2 0.25 0.3 
Time - s 
Fig. 7: Simulatiou results for step command signals 
8. CONCLUSION 
This paper has highlighted current controller design issues for 
HVDC unit connecteld schemes. 
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An outer AVR control loop is proposed to reduce the reactive 
power requirement of the generator connected to the unit 
connected scheme. In the case of a back-to-back unit 
connected HVDC scheme the outer AVR control loop is not 
required due to the low DC resistance resulting in small 
firing angle variations. The outer control loop would be 
useful in the long line unit connected HVDC scenario clue to 
the larger firing angle variations. 
Once the system equations are defined, the parameter 
variation found and design specifications made, a QFT design 
approach can be utilized to design the robust controller (block 
G in Fig.4). The QFT design ensures that the resulting 
controller is robust with respect to parameter variations, such 
that for any plant conditions the response will be bounded by 
maximum and minimum response specifications. The EMTP 
simulations implementing the controller and filter design 
confirms the QFT design approach. 
The current controller may also be used as a power system 
stabilizer, where the stabilizer signal is an auxiliary signal to 
the grid command signal. The fast control of the unit 
connected HVDC line power will result in the fast reduction 
of any power system disturbances. The generator can absorb 
or supply larger transient power if it not synchronised to the 
grid. 
The knowledge obtained from the unit connected back-to- 
back HVDC current controller design can be utilized in any 
further designs utilizing the QFT design approach. The 
current controller design is approached in a general QFT 
design procedure, thus making the design procedure 
applicable to any HVDC current controller (back-to-back or 
long DC line). 
- --T 
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